














# UF3C065030T3S



Part Number	Package	Marking
UF3C065030T3S	TO-220-3L	UF3C065030T3S









# $650V-27m\Omega$ SiC Cascode

Rev. C, June 2019

#### Description

United Silicon Carbide's cascode products co-package its high-performance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

#### **Features**

- Typical on-resistance  $R_{DS(on),typ}$  of  $27m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

#### **Typical applications**

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>		T <sub>C</sub> = 25°C	85	Α
Continuous drain current	I <sub>D</sub>	T <sub>C</sub> = 100°C	62	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	230	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4A	120	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	441	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J, T_{STG}$		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T <sub>L</sub>		250	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.26	0.34	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

# **Typical Performance - Static**

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	650			V
Total drain leakage current	I <sub>DSS</sub>	$V_{DS}$ =650V, $V_{GS}$ =0V, $T_{J}$ =25°C		6	150	μΑ
		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		30		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	± 20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =50A, $T_{J}$ =25°C		27	35	mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		43		11122
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_D$ =10mA	4	5	6	V
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

# Typical Performance - Reverse Diode

Parameter  Diode continuous forward current <sup>1</sup> Diode pulse current <sup>2</sup>	Symbol	Test Conditions		Limita		
			Min	Тур	Max	- Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			85	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			230	Α
Forward voltage	$V_{FSD}$	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.3	1.4	V
1 of ward voltage	* F3D	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		•
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =20 $\Omega$		218		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/μs, T <sub>J</sub> =25°C		38		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =20 $\Omega$		188		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1300A/μs, Τ <sub>J</sub> =150°C		35		ns













# Typical Performance - Dynamic

Davamatav	Symbol	Test Conditions	Value			Linita
Parameter			Min	Тур	Max	- Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500		
Output capacitance	C <sub>oss</sub>	f=100kHz		293		pF
Reverse transfer capacitance	$C_{rss}$	1 100KH2		2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		215		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		480		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		17.5		μЈ
Total gate charge	$Q_{G}$	- V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		51		
Gate-drain charge	$Q_{GD}$	$V_{GS} = -5V \text{ to } 15V$		11		nC
Gate-source charge	$Q_{GS}$	VGS 3V t013V		19		
Turn-on delay time	t <sub>d(on)</sub>			45		- - ns
Rise time	t <sub>r</sub>	$V_{DS}$ =400V, $I_D$ =50A, Gate		28		
Turn-off delay time	t <sub>d(off)</sub>	Driver =-5V to +15V, Turn-on $R_{G.EXT}$ =1.8 $\Omega$ ,		59		
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ = 1.052, Turn-off $R_{G,EXT}$ = 22 $\Omega$		18		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>	Inductive Load,		752		
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>	FWD: same device with		178		
Total switching energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>	$V_{GS}$ = -5V and $R_{G}$ = 22 $\Omega$ , $RC$ snubber: $R_{S}$ =5 $\Omega$ and $C_{S}$ =330pF, $T_{I}$ =25°C		930		μJ
Snubber R <sub>S</sub> energy during turn-on	E <sub>RS_ON</sub>			4.4		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>			11.3		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		43		ns
Rise time	t <sub>r</sub>	Gate Driver =-5V to		28		
Turn-off delay time	$t_{d(off)}$	$+15V, \\ Turn-on R_{G,EXT}=1.8\Omega, \\ Turn-off R_{G,EXT}=22\Omega \\ Inductive Load, \\ FWD: same device with \\ V_{GS}=-5V \text{ and } R_G=22\Omega, \\ RC \text{ snubber: } R_S=5\Omega \text{ and} \\ \end{bmatrix}$		61		
Fall time	t <sub>f</sub>			17		
Turn-on energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>ON</sub>			704		
Turn-off energy including R <sub>S</sub> energy <sup>4</sup>	E <sub>OFF</sub>			195		
Total switching energy including R <sub>s</sub> energy <sup>4</sup>	E <sub>TOTAL</sub>			899		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>	C <sub>S</sub> =330pF,		4.2		
Snubber R <sub>S</sub> energy during turn-off	E <sub>RS_OFF</sub>	T <sub>J</sub> =150°C		11.3		

<sup>4.</sup> The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.















### **Typical Performance Diagrams**



200 150 Drain Current, I<sub>D</sub> (A) 100 Vgs = 15V - Vgs = 10V Vgs = 8V 50 Vgs = 7VVgs = 6.5V 0 1 2 3 5 10 Drain-Source Voltage, V<sub>DS</sub> (V)

Figure 1. Typical output characteristics at  $T_J$  = - 55°C,  $t_p$  < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J$  = 25°C,  $t_p$  < 250 $\mu$ s






Figure 3. Typical output characteristics at  $T_J$  = 175°C,  $t_p$  < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A




















Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 50A
















Figure 9. 3rd quadrant characteristics at  $T_J$  = -55°C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J = 175$ °C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















100 80 40 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>C</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS} = 0V$ 

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance

















250 200 150 Qrr (nC) 100  $V_{DD} = 400V, I_{S} = 50A,$  $di/dt = 1300A/\mu s$ ,  $V_{GS} = -5V, R_G = 20\Omega$ 50 0 25 0 50 75 100 125 150 175 Junction Temperature, T<sub>J</sub> (°C)

Figure 17. Safe operation area at  $T_C$  = 25°C, D = 0, Parameter  $t_p$ 

Figure 18. Reverse recovery charge Qrr vs. junction temperture






Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at  $T_J$  = 25°C, turn-on  $R_{G\_EXT}$  = 1.8 $\Omega$ , and turn-off  $R_{G\_EXT}$  = 22 $\Omega$ 




















Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor  $R_{G\_EXT}$ 






Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor  $R_{G\_EXT}$ 




















Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at  $I_D = 50A$  and  $V_{DD} = 400V$ 






Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at  $I_D = 50A$ ,  $V_{DD} = 400V$ , and  $T_J = 25^{\circ}C$ 
















Figure 24. Clamped inductive load switching test circuit An RC snubber ( $R_S = 5\Omega$  and  $C_S = 330$ pF) is required to improve the turn-off waveforms.

#### **Applications Information**

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{\rm DS(on)}$ ), output capacitance ( $C_{\rm oss}$ ), gate charge ( $Q_{\rm G}$ ), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

#### Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.